ing the number of intermediate hops in such systems can be achieved by routing packets through a more efficient logical topology, as opposed to routing packets through the physical topology. 
Introduction
In optical multihop networks, intermediate hops are responsible for routing packets to their destinations. Hence, optical signals must be converted into the electronic domain and processed at the intermediate nodes to make the routing decisions. Since the electronic processing speed is relatively slow in comparison to the optical data transmission speed, it is important to reduce the number of hops that a packet visits in an optical multihop network. In an optical time-division-multiplexed (TDM) network, multiple virtual channels are supported on each optical link. Reduc-'This work was supported in pan by NSF award CCR-9704350 and MIP-9633729.
In this paper, we study multihop communications on top of physical torus networks with TDM. We chose the torus topology as our underlying physical topology because it has nice characteristics, such as a fixed number of ports, good scalability, and it is currently used by many commercial supercomputers. We study four logical topologies. The first logical topology establishes connections from each node to every other node, which results in single-hop communication. It represents an extreme case where the number of intermediate hops is traded in favor of the multiplexing degree. This topology will be called the logical alltoall topology. The second topology is the logical torus topology, which has the same topology as the physical network. This represents another extreme case where the multiplexing degree is traded in favor of the number of intermediate hops.
The other two logical topologies lie in between these two extremes. The third topology is a 1 -hop system. It is formed by having all-to-all connections along each dimension of the torus. Thus, a packet passes at most 1 intermediate hop to reach its destination. We will call this topology the allXY topology. The fourth topology is a logical hypercube topology. We will discuss these topologies in details in section 3.
We develop an analytical model for the maximum throughput and average packet delay for the four topologies. We then verify the analytical model with simulations and study the impact of system parameters, such as the packet routing time, on the performance of these topologies. We found that in terms of maximum throughput, the alltoall topology is the best. However, the alltoall topology incurs large packet delay even when the network is under light load. In terms of packet delay, the logical torus is good only when the network is under light load and the router is very fast, while the logical alltoall topology out-performs the other topologies only when the network is almost saturated (under very high load). In general, the logical hypercube and a l l X Y topologies have smaller average packet delay than the torus and alltoall topologies.
The rest of the paper is organized as follows. In section 2, we describe the network architecture for multihop communication. Section 3 introduces the logical topologies and analyzes the performance of these topologies under light load. In section 4, we present the analytical model that takes network contention into consideration and verify the model with simulations. Section 5 studies the performance of the logical topologies. Section 6 concludes the paper.
Network Architecture
An optical torus network consists of 5 x 5 switches connected with optical links. All but one input port and one output port of a switch are used to interconnect with other switches, while one input port and one output port are used to connect to a local node (router and/or local PE). See Figure 1 (a). We assume that all links in the system support same number of virtual channels. The number of channels that can be supported concurrently on a link is called the multiplexing degree. Connections in the logical topology, which may span a number of links and switches, are alloptical paths (lightpaths) realized using path multiplexing [6] . That is, the same channels on all links along a path are used for the connection. By using path multiplexing, efficient logical topologies can be established on top of the physical topology. In such systems, the switching architecture consists of an optical component and an electronic component. The optical component is an all-optical switch, which can switch the optical signal from input channels to output channels in the optical domain (i.e., without electronic/optical (E/O) and opticaVelectronic ( O E ) conversions), and which can locally terminate some other lightpaths by directing them to the node's electronic component. The electronic component is a store-and-forward packet router overlaid on top of the optical virtual topology. We assume that each router contains a routing buffer that buffers all incoming packets. For each packet, the router determines whether to deliver the packet to the local PE or to the next path toward the packet destination. A separate outputpath buffer is used for each outgoing path that buffers the packets to be sent on that path and thus accommodates the speed mismatch between the electronic router and the optical path. Figure 1 (b) depicts the structure of a router. Note that the output paths are multiplexed in time over the physical link that connect the local PE to its corresponding switch.
In the rest of the paper, we will use Rdelay to denote the time a packet spends in the routing buffer and the time for the router to make a routing decision for the packet (packet routing time). We will use T-delay to denote the time a packet spends on the path buffer and the time it takes for the packet to be transferred on the path.
Logical topologies and their performance under light load
Next we introduce the logical topologies, describe how these logical topologies are realized on top of the torus topology, and discuss how the logical topologies affect the average packet delay assuming that the network is under light load and therefore the network contention is negligible. We later develop an analytical model that takes the effect of network contention into consideration.
For a given logical topology, let h be the average number of intermediate hops and d be the multiplexing degree required to realize the logical topology. Given an iV x N torus, the logical alltoall topology establishes direct connections between all pairs of nodes and thus, totally eliminates intermediate hops, resulting in h = 0. Optimal algorithms (with respect to the multiplexing degree) to realize the alltoall connections on ring and torus topologies can be found in [3] . Using an algorithm in [3] , a multiplexing degree of d = $ can be used to realize the logical alltoall Given an N x N torus, a logical torus topology can be realized using a multiplexing degree of d = 4. Notice that although the logical paths are the same as the physical links, the logical torus topology cannot be realized using a multiplexing degree of 1 due to the contention on the links connecting local PES to switches. Specifically, in one time slot each router can only access one channel, and since each router has four outgoing logical paths, one to each neighbor, a multiplexing degree of 4 is needed to realize the logical torus topology. Table 1 summarizes the average number of intermediate hops ( h ) , the multiplexing degree (d) and the total number of logical connections ( P ) for the four topologies.
T t N'
I " ( 2 N -2 ) 2 routers at the sending and receiving nodes. The second term, ( h + 1) * 9, is the average packet transmission time on paths plus the time that a packet waits in the output path buffers. The average delay time is determined by three parameters, the multiplexing degree d, the packet routing time y, and the average number of hops per packet transmission h. By replacing h and d by the values in Table 1 , we can obtain the average packet delay in terms of y and N for each logical topology (see Table 2 ). As shown in Table 2 , the packet delay for topologies with less connectivity (torus, hypercube) is affected more by the router speed, y, while for topologies with high connectivity ( a l l X Y and alltoall), the packet delay is affected more by the network size. 
Let us now consider the communication performance of these topologies when the network is under light load. Assume that a packet can be transferred from source to destination on a path in one time slot and that the network has a multiplexing degree of d. If a packet anives at a router randomly, then it takes on an average % time slots to transfer a packet from a router to the next router. Thus, assuming that the packet routing time in each router (including the WO and O/E conversions) is y, and the network contention is negligible, the average delay time for each packet can be expressed as follows:
The first term. ( h + 2 ) * y, is the average routing time that a packet spends at the h intermediate routers and the 4 
An analytical model and its verification
In this section, we will describe an approximate analytical model that takes network contention into consideration. We use this model to study the effect of the network load on the maximum throughput and the packet delay. We assume that in each time slot, a packet can be sent from the source to the destination on a path. For example, if a lGbps channel is used with a 53-byte packet (or cell) as defined in the ATM standard, then the slot duration is 0 . 4 2 4~~. All other delays in the system are normalized with respect to this slot duration.
We model the routers and the paths in a network as a network of queues. As shown in Figure 1 , each router has a routing queue that buffers the packets to be processed.
The router places packets either into one of the output path queues that buffer packets waiting to be transmitted, or into the local processor. Both a router and a path have a constant service time. The exact model for such network is very difficult to obtain. We approximate the network by making the following assumptions: I ) each queue is independent of each other, and 2) each queue has a Poisson arrival and a constant service time. These assumptions enable us to derive expressions for the maximum throughput and the average packet delay of the four logical topologies by dealing with the M/D/I queues independently. Our simulation results confirm that these approximations are reasonable. We use the following notations in the model: 0 A. Average packet generation rate at each node per time slot. This implies that the average generation rate of packets to the entire network is N'A. We assume that the arrival process is Poisson and is independently and identically distributed on all network nodes. Furthermore, we assume that all packets are equally likely to be destined to any one of the network nodes. At each router, the newly generated packets and the packets arriving from other nodes are maintained in an infinite routing buffer before being processed as shown in Figure 1. 0 A, . Average rate of packet arrival at a router per time slot. including both generated packets and packets received from other nodes. This composite arrival rate, A, , may be derived as follows. In any time slot the total number of generated packets that arrive at all the routing buffers is AN' . On average, each of these packets traverses h + 2 routers within the network.
Therefore, under steady state condition, there will be AN' ( h + 2) packets in all the routers of the network in each time slot. Under the assumption that each packet is equally likely to be in each router, the total arrival rate is given by A, = X(h + 2).
Average rate of packet arrival at a path buffer per time slot. This arrival rate, A,, can be derived as follows. Under steady state condition, in any time slot, the total number of packets in all the routers in the network is AN2(h + 2). Of all these packets, AN' packet will exit the network and AN'(h + 2) -AN' = XN'(h + 1) packets will be transmitted through paths in the network. Under the assumption that sources and destinations are uniformly distributed in the network, the average arrival rate is given by A, = 7. XNZ(h+l) y. The routing time per packet at a router. Since packets are of the same length, the routing time is a constant value. The average packet departure rate from the routing buffer, denoted by p,, is p, = $. p,. The average packet departure rate from each path buffer per time slot. Since in our model, each path will be served once in every frame, p p = i. The average service time in each path is S, = I = d.
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Maximum throughput
With the above notation, we can now study the maximum throughput and average packet delay of the logical topologies. We will first study the theoretical maximum throughput and then the average packet delay. Two bottlenecks can potentially limit the maximum throughput. 
Average packet delay
As mentioned in section 2, we divide packet delay into the routing delay, which includes the time a packet spends on routing buffers and the time for routers to process the packets, and the transmission delay, which includes the time a packet spends on path buffers and the actual packet transmission time on the paths.
Let us first consider the routing delay in each router. It takes y timeslots for a router to process the packet when the packet reaches the front of the routing buffer. As for the packet waiting time in the routing buffer, since we model the routing buffer as an h I / D / l queue, the average queuing delay depends on the arrival rate A, and is given by:
where A, is the average packet arrival rate, y is the expected service time, and ps is the average packet departure rate. Given that p, = $, the total time that a packet spends in each router is given by:
Consider the two components of the transmission delay on each path. The first component is the delay required by a packet to synchronize with the appropriate outgoing slot in the frame on which the node transmits and the actual packet transmission time. The average value of this delay is = y . The second component is the M / D / 1 queuing delay that a packet experiences at the buffer before it reaches the head of the buffer. This follows the same formula as in the routing delay case, and is given by:
Combining the two components, we obtain the total delay a packet encounters on a path,
Each packet takes h + 2 hops and h + 1 paths on average.
Thus, given that on average, a packet spends R-delay in each router and T-delay on each path, the average packet delay can be expressed as follows:
Using formula (1) and (2), we obtain the following average delay that a packet encounters from the source to the destination. 
Model verification
To verify our analytical model and to further study the performance of these logical topologies, we developed a network simulator that simulates all four logical topologies on top of the torus topology. The simulator takes the following parameters.
e system size, N x N : This specifies the size of the network. Based on the logical topology, the system size also determines the multiplexing degree in the system. e packet generation rate, A: This is the rate at which fresh packets are generated at each node. It specifies the traffic on the network. The inter-arrival of packets follows a Poisson distribution. When a packet is generated at a node, the destination is generated randomly among all other nodes in the system with a uniform distribution.
e Packet routing time, y. 
Performance of the logical topologies
In the previous section, we developed an analytical model for performance study for the logical topologies and compared the results of the model with those of simulations. In this section, we focus on studying the performance of the logical topologies. Since the simulation and the analytical model match reasonably well, we will only use the analytical model in this section to study the performance. Figure 3 shows the impact of packet routing time on the maximum throughput. The underlying topology is a 32 x 32 torus. As can be seen from the figure that the alltoall topology achieves higher maximum throughput than the a l l X Y topology, which in turn achieves higher maximum throughput than the hypercube topology. The logical torus has the worst maximum throughput. This observation holds for all packet routing speeds. Under high workload, all paths in the torus topologies can not achieve this effect. Thus, it is expected that the alltoall topology and the allA'Y topology will outperform the hypercube and torus topologies in terms of maximum throughput. Figure 4 shows the impact of network size on the maximum throughput. The results in this figure are based upon a packet routing time of one time slot. We also studied different packet routing times and found similar trends. In terms of maximum throughput, the alltoall topology scales the best, followed by the a l l X Y topology, followed by the hypercube topology. The logical torus topology scales worst among all these topologies. Figures 3 and 4 show that by using time-division multiplexing to establish complex logical topology, we can exploit the large aggregate bandwidth in the network and deliver higher throughput when the network is under high workload. The average packet delay is another performance metric to be considered. For a network to be efficient, it must be able to deliver packets with a small delay. It is well known that TDM results in larger average packet delay due to the sharing of the links. However, as we have discussed earlier, while using TDM techniques to establish logical topologies increases the per hop transmission time, it reduces the average number of hops that a packet travels. Thus, the overall performance depends on system parameters. Next, we will study this effect for the logical topologies. Figure 5 shows the delay with regard to the packet generation rate. The underlying topology is a 16 x 16 torus. We also assume that y is 1 time slot. As we can see from the figure, the alltoall topology incurs very large delay compared to other logical topologies, this is because of the large multiplexing degree needed to realize the logical alltoall topol- ogy. Other topologies have similar delay when the generation rate is small (low workload). However, the aE1AY topology has a larger saturation point than the hypercube and torus topologies, and thus has a small delay even when the network load is reasonably high (e.g. X = 0.25). These results also hold for larger packet routing times. Three parameters, N , y and X affect the average packet delay for all the logical topologies. Next, we will identify the regions in the (N,y,A) parameter space, where a logical topology has the lowest packet delay. Figure 8 shows the best topologies in the parameter space ( N , y) with X = 0.01. As can be seen from Figure 8 , for a given A, all four logical topologies occupy part of the ( N , y) parameter space. Topologies with higher connectivity suffer less from the router contention and thus, offer higher performance when the router is slow, while topologies with less connectivity require less multiplexing degree, and are better when the router is fast. Figure 9 shows the best logical topologies on the (y, A) parameter space for a physical 16 x 16 topology. Networks of different sizes exhibit similar characteristics. The majority of the (7, A) parameter space is occupied by the logical hypercube and a l l X Y topologies. The logical torus topology is good only when X is small and y is small. The logical alltoall topology out-performs other topologies only when the network is almost saturated, that is, large X or large y. This indicates that in general, the logical hypercube and a l l S Y topologies are better topologies than the logical torus and alltoall topologies in terms of the packet delay. In term of average packet delay, the logical torus topology achieves best results only when the router is fast and the network is under light load, while the logical alltoall topology is best only when the router is slow and the network is almost saturated. In all other cases, logical hypercube and a l l X Y topologies out-perform logical torus and alltoall topologies. Comparing the logical a l l X Y to the logical hypercube, the a l l X Y topology is better when the network is under high load. These results hold for all network sizes. 
Conclusion
In this paper, we have studied the performance of logical topologies for routing messages on top of the torus topology. We developed an analytical model for the maximum throughput and packet delay for the multihop communication and confirm the model with simulation results. We further studied the performance of these topologies and identified the cases where each logical topology out-performs the other topologies.
In our study of the impact of system parameters on the maximum throughput and the average packet delay, we have concluded that in general, the performance of the logical topologies with less connectivity, such as the torus and hypercube topologies, are more sensitive to the network load and the router speed while the logical topologies with more connectivity, such as the alltoall and a l l X Y topologies, are more sensitive to network size. Logical topologies with dense connectivity achieve higher maximum throughput than the topologies with less connectivity. In addition, they also scale better with network size. In terms of the maximum throughput, the topologies can be ordered as follows,
